The earner of this badge can leverage top-down design methodology for accelerating complex system development and write behavioral models of electrical circuits. The earner can create, edit, and simulate a variety of analog models written in the Verilog-A language using the ADE Explorer and the command-line environment and verify that Verilog-A modules properly describe the intended function.

• Type Validation
• Level Intermediate