This exam enables you to demonstrate the knowledge on using SystemVerilog for RTL Design to model behaviour of ASIC design. This also includes knowing SV constructs and statements for design modelling for correct Synthesis using Design Compiler NXT and Fusion Compiler tools.

• Type Validation
• Level Foundational