The earner of this badge has demonstrated the skills required for developing SystemVerilog Testbench to verify Verilog or SystemVerilog model of System On Chip(SOC)s. This includes methods to generate test scenarios with constraint random stimulus for coverage driven SOC verification.

• Type Validation
• Level Foundational